Two-dimensional materials are attractive for use in next-generation nanoelectronic devices because, compared to one-dimensional materials, it is relatively easy to fabricate complex structures from them. The most widely studied two-dimensional material is graphene 1,2 , both because of its rich physics [3] [4] [5] and its high mobility 6 . However, pristine graphene does not have a bandgap, a property that is essential for many applications, including transistors 7 . Engineering a graphene bandgap increases fabrication complexity and either reduces mobilities to the level of strained silicon films [8] [9] [10] [11] [12] [13] or requires high voltages 14, 15 . (Fig. 1a) . Single layers, 6.5 Å thick (Fig. 1b,c) , can be extracted using scotch tape 17, 20 or lithium-based intercalation 21, 22 . Large-area thin films can also be prepared using MoS 2 suspensions. Bulk MoS 2 is semiconducting with an indirect bandgap of 1.2 24 and nanowires 25 also show the influence of quantummechanical confinement in their electronic and optical properties. Other features that could make MoS 2 interesting for nanoelectronic applications include the absence of dangling bonds and thermal stability up to 1,100 8C.
. Although single layers of MoS 2 have a large intrinsic bandgap of 1.8 eV (ref. 16 16, 18 , it can be used to construct interband tunnel FETs 19 , which offer lower power consumption than classical transistors. Monolayer MoS 2 could also complement graphene in applications that require thin transparent semiconductors, such as optoelectronics and energy harvesting.
MoS 2 is a typical example from the layered transition-metal dichalcogenide family of materials. Crystals of MoS 2 are composed of vertically stacked, weakly interacting layers held together by van der Waals interactions (Fig. 1a) . Single layers, 6.5 Å thick (Fig. 1b,c) , can be extracted using scotch tape 17, 20 or lithium-based intercalation 21, 22 . Large-area thin films can also be prepared using MoS 2 suspensions. Bulk MoS 2 is semiconducting with an indirect bandgap of 1.2 eV (ref. 23) , whereas single-layer MoS 2 is a direct gap semiconductor 16, 18 with a bandgap of 1.8 eV (ref. 16 ). MoS 2 nanotubes 24 and nanowires 25 also show the influence of quantummechanical confinement in their electronic and optical properties. Other features that could make MoS 2 interesting for nanoelectronic applications include the absence of dangling bonds and thermal stability up to 1,100 8C.
Single-layer MoS 2 could also be interesting as a semiconducting analogue of graphene, which does not have a bandgap in its pristine form. Bandgaps up to 400 meV have been introduced by quantummechanical confinement in patterned 8 or exfoliated graphene nanoribbons 9 , but always at the price of significant mobility reduction (200 cm 2 V 21 s 21 for a 150 meV bandgap) 9,10 , loss of coherence 11 or increased off-state currents due to edge roughness 12 . Bandgaps have also been induced by applying a perpendicular electric field in bilayer graphene 14, 15 , but the highest reported optical gap is 250 meV, requiring the application of a voltage exceeding 100 V (ref. 14) . This makes it very difficult to build logic circuits based on graphene that would operate at room temperature with low standby power dissipation. In fact, for any potential replacement of silicon in CMOS-like digital logic devices, a current on/off ratio 7 I on /I off between 1 × 10 4 and 1 × 10 7 and a bandgap exceeding 400 meV (ref. 26 ) are desirable.
The starting point for the fabrication of our transistors was scotch tape-based micromechanical exfoliation 1, 17 of single-layer MoS 2 . MoS 2 monolayers were transferred to degenerately doped silicon substrates covered with 270-nm-thick SiO 2 (Fig. 2a) . We have previously found that this oxide thickness is optimal for optical detection of single-layer MoS 2 , and have established the correlation between contrast and thickness as measured by atomic force microscopy (AFM) 27 . Electrical contacts were fabricated using electron-beam lithography followed by deposition of 50-nm-thick gold electrodes. The device was then annealed at 200 8C to remove resist residue 28 and decrease contact resistance (for more details see Supplementary Information). At this point our single-layer devices show a typical mobility in the range 0. 31 and its successful application to graphene 32 , we proceeded with atomic layer deposition (ALD) of 30 nm HfO 2 as a high-k gate dielectric for the local top gate and mobility booster to realize the full potential of the single-layer MoS 2 . We chose HfO 2 because of its high dielectric constant of 25, bandgap of 5.7 eV and the fact that it is commonly used as a gate dielectric both by the research community and major microprocessor manufacturers 33, 34 . The resulting structure, composed of two field-effect transistors connected in series, is shown in Fig. 2b . A schematic depiction of the device is shown in Fig. 2c . The width of the top gate of our device was 4 mm and the top gate length, source-gate and gate-drain spacing were 500 nm.
We performed electrical characterization of our device at room temperature using a semiconductor parameter analyser and shielded probe station with voltage sources connected in the configuration depicted in Fig. 3a . We first characterized our MoS 2 transistors with 6.5-Å-thick conductive channels by applying a drain-source bias V ds to a pair of gold electrodes and gate voltage V bg to the degenerately doped silicon substrate while leaving the top gate electrically floating 35 . The gating characteristics of the left-most transistor shown in Fig 2b are presented in Fig. 3b ; these are typical of FET devices with an n-type channel. We concentrate on this device in the remainder of this Letter. Characterization details for other devices and fabrication batches are available in the Supplementary Information. All the MoS 2 transistors we fabricated, regardless of the number of layers or contacting material, show behaviour typical of FET devices with n-type channels. Repeated V bg sweeps on the same device do not show significant variation, while keeping all the voltages constant results in constant I ds , indicating that the top gate is not likely to accumulate charge during measurements. We estimate that a constant surface charge of n ≈ 4. slope of the I ds -V bg curve in Fig. 3b used for estimating channel mobility. The source current versus source bias characteristics (Fig  3b, inset) is linear in the +50 mV range of voltages, indicating that our gold contacts are ohmic. The on-resistance of our transistor was 27 kV for V ds ¼ 10 mV and V bg ¼ 10 V, with a gate width of 4 mm and bottom gate length of 1.5 mm. We have noticed that the device resistance can increase during storage at ambient conditions for a period of two months. This could be attributed to absorption of oxygen and/or water from the environment and could be mitigated by device encapsulation.
From the data presented in Fig. 3b we can extract the low-field field-effect mobility of 217 cm 2 V 21 s 21 using the expression
, where L ¼ 1.5 mm is the channel length, W ¼ 4 mm is the channel width and
24 F m 22 is the capacitance between the channel and the back gate per unit area (C i ¼ 1 0 1 r /d; 1 r ¼ 3.9; d ¼ 270 nm). Note that this value represents the lower limit because of contact resistance. As our device displays ohmic I ds -V ds behaviour (Fig. 3b, inset) , we exclude the possibility that our field-effect behaviour is dominated by Schottky barriers at the contacts.
Although the room-temperature value of phonon-scattering limited 30 , in good agreement with theoretical models that predict decreased mobility in small-width graphene nanoribbons due to electron-phonon scattering 13 . This is comparable to the mobility of 250 cm 2 V 21 s 21 found in 2 nm thin strained silicon films 37 . Our MoS 2 monolayer has similar mobility but a higher bandgap than graphene nanoribbons 9 , and a smaller thickness than the thinnest silicon films fabricated to date 37 .
One of the crucial requirements for building integrated circuits based on single layers of MoS 2 is the ability to control charge density in a local manner, independently of a global back gate. We can do this by applying a voltage V tg to the top gate, separated from the monolayer MoS 2 by 30 nm of HfO 2 (Fig. 3a) , while keeping the substrate grounded. The corresponding transfer characteristic is shown in Fig. 4a . For a bias of 10 mV we observe an on-current of 150 nA (37 nA mm 21 ), current on/off ratio I on /I off . 1 × 10 6 for the +4 V range of V tg , an off-state current that is smaller than 100 fA (25 fA mm 21 ) and gate leakage lower than 2 pA mm 22 . The observed current variation for different values of V tg indicates that the field-effect behaviour of our transistor is dominated by the MoS 2 channel and not the contacts.
At the bias voltage V ds ¼ 500 mV, the maximal measured oncurrent is 10 mA (2.5 mA mm 21 ), with I on /I off higher than 1 × 10 8 for the +4 V range of V tg . The device transconductance, defined as g m ¼ dI ds /dV tg at V ds ¼ 500 mV is 4 mS (1 mS mm 21 ), similar to values obtained for high-performance CdS nanoribbon array transistors (2.5 mS mm 21 at V ds ¼ 1 V) 38 . High-performance top-gated graphene transistors can have normalized transconductance values as high as 1.27 mS mm 21 (ref. 39) . The large degree of current control in our device is also clearly illustrated in Fig. 4b , where we plot the drain-source current versus drain-source bias for different values of voltage applied to the local gate. From the channel current dependence on top-gate voltage, we deduce a subthreshold slope for the transition between the on and off states of 74 mV dec 21 for a bias V ds ¼ 500 mV. Being a direct gap semiconductor, single layers of MoS 2 offer the intriguing possibility for the realization of an interband tunnel FET, which is characterized by a turn-on sharper than the theoretical limit of 60 mV dec 21 for classical transistors and consequently smaller power dissipation. This feat has remained difficult in the case of silicon, an indirect gap semiconductor, because interband transitions there require phonons and recombination centres.
To summarize, we have realized a field-effect transistor with a single, two-dimensional layer of the semiconductor MoS 2 as a conductive channel and HfO 2 as a gate insulator. The conductive channel in our device is only 6.5 Å thick. Our transistor exhibits a room-temperature current on/off ratio exceeding 1 × 10 8 and mobility of 200 cm 2 V 21 s 21 , comparable to the mobility achieved in thin silicon films 37 or graphene nanoribbons 9 . Such a transistor could form the backbone of future electronics based on layered materials in which MoS 2 transistors could be fabricated on insulating boron nitride substrates 40 . Our results provide an important step towards the realization of electronics and low-standby-power integrated circuits based on two-dimensional materials. Being a thin, transparent semiconducting material, MoS 2 monolayers also present a wealth of new opportunities in areas that include mesoscopic physics, optoelectronics and energy harvesting. With the possibility of fabricating large-area circuits using solution-based processing, our finding could be important for producing electronic devices that could combine the ease of processing associated with organic conductors with performance figures commonly associated with silicon-based electronics.
Methods
Single layers of MoS 2 were exfoliated from commercially available crystals of molybdenite (SPI Supplies Brand Moly Disulfide) using the scotch-tape micromechanical cleavage technique method pioneered for the production of graphene 1 . AFM imaging was performed using the Asylum Research Cypher AFM. After gold contact deposition, devices were annealed in 100 s.c.c.m. of argon and 10 s.c.c.m. H 2 flow at 200 8C for 2 h (ref. 28) . ALD was performed in a home-built reactor using a reaction of H 2 O with tetrakis(dimethylamido)hafnium (Sigma Aldrich). Electrical characterization was carried out using an Agilent E5270B parameter analyser and a home-built shielded probe station with micromanipulated probes.
